

Opcodes

(2nd April 2010)

Ange Albertini

<http://corkami.blogspot.com>

Creative Commons Attribution 3.0

Table of contents

3 Overview of one-byte opcodes

4 A perspective of two-byte opcodes

5-7 Common opcodes description

Changelog

2010/04/02 +perspective of two-byte opcodes, +common opcodes description

2010/03/28 +overview of one-byte opcodes

Opcodes

Overview of one-byte opcodes

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0	ADD ADC AND XOR					PUSH/POP ES/SS		OR SBB SUB CMP					PUSH/POP CS/DS		ESC →			
1																		
2						ES: DAA		CS: DDS										
3						SS: AAA		DS: AAS										
4	INC & DEC																	
5	PUSH & POP																	
6	PUSHA POPA		BOUND	ARPL	FS: GS:		operand size	address size	PUSH	IMUL	PUSH	IMUL	INS & OUTS					
7	JCC																	
8	ADD/ADC/AND/XOR OR/SBB/SUB/CMP				TEST		XCHG		MOV				LEA	MOV	POP			
9	NOP		XCHG					CBW CWD		CALL WAIT		PUSHF & LAHF						
A					MOVS, CMPS				TEST		STOS, LODS, SCAS							
B					MOV													
C	Shifts Rotations		RETN		LES LDS		MOV		ENTER LEAVE		RETF		INT3 INT INTO		IRET			
D			AAM AAD		SALC XLAT		FPU											
E	LOOPcc			JECXZ		IN & OUT				CALL, JMP				IN & OUT				
F	LOCK: IceBP		REPCC:		HLT CMC		TEST/NOT/NEG [i]MUL/[i]DIV			[CL,ST][C,I,D]					INC DEC		INC/DEC CALL/JMP PUSH	

Opcodes

a perspective of two-byte opcodes

most privileged and MMX/SSE opcodes
are intentionally missing

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	SLDT STR VER?	SGDT SIDT MSW	LAR	LSL								UD2				
1									PREFETCHNTA				HINT NOP			
2			MOV													
3		RDTS														
4																
5																
6																
7																
8																
9																
A																
B																
C																
D																
E																
F																

Common opcodes description

most privileged and FPU/MMX/SSE opcodes are intentionally missing

name	description
nop	does nothing. or maybe exchange *ax with *ax :)
fwait	waits for fpu stuff to be finished. junk nop usually
sfence	serializing stuff. used as nop (same for mfence, lfence)
prefetchnta	cpu hint - used as nop
hint nop	cpu hint, nop with operand - never triggers exceptions
mov	move (privileged when with dr* and cr*): <i>mov eax, 3</i> → <i>eax = 3</i>
cmovcc	mov on condition: CF, <i>eax</i> , <i>ebx</i> = 0, 0, 3; <i>cmovc eax, ebx</i> → <i>eax = 0</i>
lea	lea x, [y] = mov x,y: <i>eax</i> = 3; <i>lea eax, [eax * 4 + 203A]</i> → <i>eax = 2046</i>
movzx	mov and extend with zeroes: <i>al</i> = -1; <i>movzx ecx, al</i> → <i>ecx = ff</i>
movsx	mov and extend with the sign: <i>al</i> = -3; <i>movsx ecx, al</i> → <i>ecx = -3</i>
xchg	swap contents: <i>al</i> , <i>bl</i> = 1, 2; <i>xchg al, bl</i> → <i>al</i> , <i>bl</i> = 2, 1
movs	mov ds:[edi], es:[esi], and inc (or dec) esi and edi
lods	mov *ax, es:[esi], and inc (or dec) esi
stos	mov ds:[edi], *ax and inc (or dec) edi
add	addition: <i>eax</i> = 3; <i>add eax, 3</i> → <i>eax = 6</i>
adc	add, with carry: CF, <i>eax</i> = 1, 3; <i>adc eax, 3</i> → CF, <i>eax</i> = 0, 7
xadd	add and exchange: <i>al</i> , <i>bl</i> = 1, 2; <i>xadd al, bl</i> → <i>al</i> , <i>bl</i> = 3, 1
sub	subtraction: <i>eax</i> = 6 ; <i>sub eax, 3</i> → <i>eax = 3</i>
sbb	sub, with carry: CF, <i>eax</i> = 1, 6 ; <i>sbb eax, 3</i> → <i>eax = 2</i>
inc	=add 1: <i>eax</i> = 0; <i>inc eax</i> → <i>eax = 1</i>
dec	=sub 1: <i>eax</i> = 7; <i>dec eax</i> → <i>eax = 6</i>
neg	negative <i>al</i> = 1; <i>neg al</i> → <i>al = -1</i>
div	divide ax/dx:ax/edx:eax by operand. Quo/Rem are in al:ah/ax:dx/eax:edx <i>ax</i> , <i>bl</i> = 35, 11; <i>div bl</i> → <i>ax</i> = 0203
idiv	same, with sign
mul	multiply. same registers as div: <i>al</i> , <i>bl</i> = 11, 3; <i>mul bl</i> → <i>ax</i> = 33
imul	signed mul. has a 3 operands version: <i>eax</i> = 11; <i>imul eax, eax, 3</i> → <i>eax = 33</i>
aaa	ascii adjust after BCD addition: <i>ax</i> , <i>bx</i> = 304, 307; add <i>ax</i> , <i>bx</i> ; <i>aaa</i> → <i>ax</i> = 701
aas	ascii adjust after subtraction: <i>ax</i> , <i>bx</i> = 1, 4; sub <i>al</i> , <i>bl</i> ; <i>aas</i> → <i>ax</i> = 7
aam	decimal to BCD: <i>ax</i> = 35; <i>aam</i> → <i>ax</i> = 305
aad	BCD to decimal: <i>ax</i> = 305; <i>aad</i> → <i>ax</i> = 35
daa	decimal adjust after addition: <i>ax</i> , <i>bx</i> = 1234, 537; add <i>ax</i> , <i>bx</i> ; <i>daa</i> → <i>ax</i> = 1771
das	decimal adjust after subtraction <i>ax</i> , <i>bx</i> = 1771, 1234; sub <i>ax</i> , <i>bx</i> ; <i>das</i> → <i>ax</i> = 537
or	or: <i>eax</i> = 1010b; <i>or eax, 0110b</i> → <i>eax</i> = 1110b
and	and: <i>eax</i> = 1010b; <i>and eax, 0110b</i> → <i>eax</i> = 0010b
xor	exclusive or: <i>eax</i> = 1010b; <i>xor eax, 0110b</i> → <i>eax</i> = 1100b
not	logical not: <i>al</i> = 1010b; <i>not al</i> → <i>al</i> = 11110101b
rol	left rotation: <i>eax</i> = 1010b; <i>rol eax, 3</i> → <i>eax</i> = 1010000b
ror	right rotation: <i>al</i> = 1010b; <i>ror al, 3</i> → <i>al</i> = 1000001b
rcl	rol over carry: CF, <i>al</i> = 1, 1010b; <i>rol al, 3</i> → <i>al</i> = 1010100b
rcr	ror over carry: CF, <i>al</i> = 1, 1010b, 1; <i>rcr al, 3</i> → <i>al</i> = 10100001b
shl	shift left (=sal): <i>al</i> = 1010b; <i>shl al, 2</i> → <i>al</i> = 101000b
shr	shift right: <i>al</i> = 1010b; <i>shr al, 2</i> → <i>al</i> = 10b
sar	arithmetic shr (propagates sign): <i>al</i> = -8; <i>sar al, 2</i> → <i>al</i> = -2
shld	shift and concatenate: <i>ax</i> , <i>bx</i> = 1111b, 010...0b; <i>shld ax, bx, 3</i> → <i>ax</i> = 1111010b
shrd	<i>ax</i> , <i>bx</i> = 1101001b, 101b; <i>shrd ax, bx, 3</i> → <i>ax</i> = 10100...001101b
lds	loads register and segment: [<i>ebx</i>] = 12345678, 0; <i>lds eax, [ebx]</i> → <i>ds</i> = 0; <i>eax</i> = 12345678 same with lss/les/lfs/lgs and the other segments
loopcc	dec ecx. jump if ecx is 0 and extra condition
repcc:	repeat operation, decrease counter. stop if condition met or counter is 0
jecxz	jump if *cx is null
jmp	eip = operand
jmpf	cs:eip = operands
jcc	jump on condition

name	description
enter	= (push ebp/mov ebp, esp) op2+1 times, then esp -= op1: <i>enter 4,1</i> = push ebp/mov ebp, esp/ push ebp/ mov ebp, esp/ esp -= 4
leave	= mov esp, ebp/pop ebp
cmp	comparison by <i>sub</i> , discard result
cmps	cmp es:[esi], ds:[edi] and inc (or dec) esi and edi
scas	cmp *ax, es:[edi] and inc (or dec) edi
test	comparison by <i>and</i> , discard result
push	push on stack: <i>push 12345678</i> → esp -= 4 ; [esp] = 12345678
pushf	push EFLAGS on stack
pusha	push eax/ecx/edx/ebx/(original) esp/ebp/esi/edi
pop	pop from stack: [esp] = 12345678 ; <i>pop eax</i> → esp += 4 ; eax = 12345678
popf	pop EFLAGS from stack
popa	pop edi/esi/ebp/.../ebx/edx/ecx/eax
smsw	eax=cr0 (non privileged)
lahf	ah=flag (CPAZS)
sahf	flag=ah
in	read port - privileged - vmware backdoor
ins	in es:[edi], dx; inc (or dec) edi
out	write port - privileged
outsd	out dx, [esi]; inc (or dec) esi
call	push eip of next instruction/eip = <operand>
callf	push cs, eip of next instruction/cs:eip = <operands>
ret	pop eip / esp += <operand>
retf	pop eip / pop cs
iret	pop eip / pop cs + pop eflags
cbw	extend signed value from al to ax: <i>al</i> = 3; <i>cbw</i> → <i>ax</i> = 3
cwd	extend signed value from ax to dx: <i>ax</i> = 3; <i>cwd</i> → <i>dx</i> = 0
cwde	extend signed value from ax to eax: <i>ax</i> = 3; <i>cwde</i> → <i>eax</i> = 3
bsf	scan for the first bit set: <i>eax</i> = 0010100b; <i>bsf ebx, eax</i> → <i>ebx</i> = 2
bsr	same but from highest bit to lowest bit
bt	copy a specific bit to CF: <i>ax, bx</i> = 00100b, 2; <i>bt ax,bx</i> → CF = 1 bts/btr/btc the same + set/reset/complement that bit
stc/d/i	set CF/DF (rep prefix)/IF (privileged)
clc/d/i	clear those flags
cmc	complement CF: CF = !CF
int	trigger interrupt <operand>
into	trigger interrupt 4 if OF is set
int3	trigger interrupt 3
xlat	<i>al</i> = [ebx + al]: <i>al</i> , [ebx + 35] = 35, 75; <i>xlatb</i> → <i>al</i> = 75
bound	int5 if op1 <[op2] && op1 > [op2 + size]: <i>eax</i> , [ebx] = 136, [135, 143]; <i>bound eax, ebx</i> → nothing
opsize:	turns dword operand into word: <i>ecx</i> = -1; 66: <i>inc ecx</i> (=inc cx) → <i>ecx</i> = ffff0000
addsize:	use 16b addressing mode: 67:add [eax], <i>eax</i> → add [bx + si], <i>eax</i>
bswap	endian swapping <i>eax</i> = 12345678h; <i>bswap eax</i> → <i>eax</i> = 78563412
cmpxchg	if (op1 == *ax) op1 = op2 else *ax = op1: <i>al</i> = 3; <i>bl</i> = 6; <i>cmpxchg bl,cl</i> → <i>al</i> = <i>bl</i>
rdtsc	edx:eax = timestamp counter. for timing and anti-debug
sidt	store idt - used in anti-vmware: <i>sidt [eax]</i> → [eax] = 7fff
sgdt	store gdt: <i>sgdt [eax]</i> → [eax] = 3fff
sldt	store ldt (always 0?): <i>sldt eax</i> → <i>eax</i> = 0
cpuid	get cpu info (brand, features, ...)
lsl	get segment limit: <i>cx</i> = cs; <i>lsl eax, ecx</i> → <i>eax</i> = -1
str	store task register: <i>str ax</i> → <i>ax</i> = 28 (XP) / 4000 (vmware)
arpl	compares lower 2 bits and copy if inferior: <i>ax, bx</i> = 1100b, 11b; <i>arpl ax,bx</i> → <i>ax</i> = 1111b
lar	check descriptor and get some parameter if existing: <i>cx</i> = cs; <i>lar eax, ecx</i> → <i>eax</i> = cff300
ver*	check segment accessibility (and readability or writability): <i>cx</i> = cs; <i>verr cx</i> → <i>cf</i> = 1
sysenter	gateway to kernel: <i>eax</i> , [esp], <i>edx</i> = 0, @return, esp; <i>sysenter</i> → <i>eip</i> = return;...

name	description
<i>setcc</i>	operand = condition ? 1 : 0 CF = 1; <i>setc</i> al → al = 1
<i>setalc</i>	al = cf ? -1 : 0: cf = 1; <i>setalc</i> → al = ff
<i>hlt</i>	stops cpu. usually used to trigger PRIVILEGED_INSTRUCTION
<i>IceBp</i>	triggers SINGLE_STEP exception
<i>ud1-ud2</i>	invalid opcodes. used as exceptions triggers for ILLEGAL_INSTRUCTION
<i>lock:</i>	preserve memory content. picky prefix, mostly used to trigger exceptions